Vault 7: Projects
This publication series is about specific projects related to the Vault 7 main publication.
© 2010 Microchip Technology Inc. Preliminary DS39737A-page 49-41
Section 49. 10-Bit ADC with 4 Simultaneous Conversions
10-Bit ADC with
4 Simultaneous
Conversions
49
Table 49-14: Converting Three Inputs, Four Times and Four Inputs, One Time per ADC Interrupt
CONTROL BITS OPERATION SEQUENCE
Sequence Select Sample MUXA Inputs:
SMPI<3:0> = 0010 AN3 CH0, AN0 CH1, AN1 CH2, AN2 CH3
Interrupt on 3rd Sample Convert CH0, Write ADC1BUF0
CHPS<1:0> = 1x Convert CH1, Write ADC1BUF1
Sample Channels CH0, CH1, CH2, CH3 Convert CH2, Write ADC1BUF2
SIMSAM = 1 Convert CH3, Write ADC1BUF3
Sample All Channels Simultaneously Sample MUXA Inputs:
BUFM = 0 AN4 CH0, AN0 CH1, AN1 CH2, AN2 CH3
Single 16-Word Result Buffer Convert CH0, Write ADC1BUF4
ALTS = 0 Convert CH1, Write ADC1BUF5
Always Use MUXA Input Select Convert CH2, Write ADC1BUF6
MUXA Input Select Convert CH3, Write ADC1BUF7
CH0SA<3:0> = N/A Sample MUXA Inputs:
Override by CSCNA AN5 CH0, AN0 CH1, AN1 CH2, AN2 CH3
CH0NA = 0 Convert CH0, Write ADC1BUF8
Select AV
SS for CH0- Input Convert CH1, Write ADC1BUF9
CSCNA = 1 Convert CH2, Write ADC1BUFA
Scan CH0+ Inputs Convert CH3, Write ADC1BUFB
CSSL<15:0> = 0000 0000 1111 0000 ADC Interrupt
Scan AN4, AN5, AN6, AN7 Repeat
CH123SA = 0
CH1+ = AN0, CH2+ = AN1, CH3+ = AN2
CH123NA<1:0> = 0x
CH1-,CH2-,CH3- = AV
SS
MUXB Input Select
CH0SB<3:0> = N/A
Channel CH0+ Input Unused
CH0NB = N/A
Channel CH0- Input Unused
CH123SB = N/A
Channel CH1, CH2, CH3 + Input Unused
CH123NB<1:0> = N/A
Channel CH1, CH2, CH3 – Input Unused
ADC Buffer @ First ADC Interrupt ADC Buffer @ Second ADC Interrupt
ADC1BUF0 AN3 Sample 1 AN3 Sample 2
ADC1BUF1 AN0 Sample 1 AN0 Sample 4
ADC1BUF2 AN1 Sample 1 AN1 Sample 4
ADC1BUF3 AN2 Sample 1 AN2 Sample 4
ADC1BUF4 AN4 Sample 1 AN4 Sample 2
ADC1BUF5 AN0 Sample 2 AN0 Sample 5
ADC1BUF6 AN1 Sample 2 AN1 Sample 5
ADC1BUF7 AN2 Sample 2 AN2 Sample 5
ADC1BUF8 AN5 Sample 1 AN5 Sample 2
ADC1BUF9 AN0 Sample 3 AN0 Sample 6
ADC1BUFA AN1 Sample 3 AN1 Sample 6
ADC1BUFB AN2 Sample 3 AN2 Sample 6
Note: In this instance of simultaneous sampling, one sample and four conversions are treated as one sample and
a convert sequence. Therefore, when SMPI<3:0> = 0010, an ADC interrupt is generated after 12 samples
are converted and buffered in ADC1BUF0-ADC1BUFB.
Protego_Release_01_05-Related-OEM-Documentation-PIC24FJ32MC10X-Reference_Manual-Section49-10-Bit_ADC_with_4_Simultaneous_Conversions.pdf