Vault 7: Projects

This publication series is about specific projects related to the Vault 7 main publication.

© 2010 Microchip Technology Inc. Preliminary DS39737A-page 49-15
Section 49. 10-Bit ADC with 4 Simultaneous Conversions
10-Bit ADC with
4 Simultaneous
Conversions
49
49.3.5 Automatic Sample and Automatic Conversion Sequence
49.3.5.1 CLOCKED CONVERSION TRIGGER
The auto-conversion method provides a more automated process to sample and convert the
analog inputs, as shown in Figure 49-5. The sampling period is self-timed and the conversion
starts automatically upon termination of a self-timed sampling period. The Auto-Sample Time bits
(SAMC<4:0>) in the ADxCON3 register (ADxCON3<12:8>) select 0 to 31 ADC clock cycles (T
AD)
for sampling period. Refer to the “Electrical Characteristics” chapter of the specific device data
sheet for a minimum recommended sampling time (SAMC value).
The SSRC<2:0> bits are set to ‘111’ to choose the internal counter as the sample clock source,
which ends sampling and starts conversion.
Figure 49-5: Automatic Sample and Automatic Conversion Sequence
+
-
+
-
Sample Time Conversion Time
SAMP
1
2
Sample Time
+
-
3 4
Conversion
Note 1: Sampling starts automatically after conversion.
2: Conversion starts automatically upon termination of self-timed sampling period.
3: Sampling starts automatically after conversion.
4: Conversion starts automatically upon termination of self-timed sampling period.
N TAD
N TAD
Conversion

e-Highlighter

Click to send permalink to address bar, or right-click to copy permalink.

Un-highlight all Un-highlight selectionu Highlight selectionh