Vault 7: Projects
This publication series is about specific projects related to the Vault 7 main publication.
© 2005-2011 Microchip Technology Inc. DS70157F-page 291
Section 5. Instruction Descriptions
Instruction
Descriptions
5
MOVPAG
Move Literal to Page Register
Implemented in: PIC24F PIC24H PIC24E dsPIC30F dsPIC33F dsPIC33E
X X
Syntax: {label:} MOVPAG #lit10, DSRPAG
#lit9, DSWPAG
#lit8, TBLPAG
Operands: lit10 ∈ [0 ... 1023], lit9 ∈ [0 ... 511], lit8 ∈ [0 ... 255]
Operation: lit10 → DSRPAG or lit9 → DSWPAG or lit8 → TBLPAG
Status Affected: None
Encoding: 1111 1110 1100 PPkk kkkk kkkk
Description: The appropriate number of bits from the unsigned literal ‘k’ are loaded
into the DSRPAG, DSWPAG, or TBLPAG register. The assembler
restricts the literal to a 9-bit unsigned value when the destination is
DSWPAG, and an 8-bit unsigned value when the destination is TBLPAG.
The ‘P’ bits select the destination register.
The ‘k’ bits specify the value of the literal.
Note: This instruction operates in word mode only.
Words: 1
Cycles: 1
Example 1:
MOVPAG #0x02, DSRPAG
Before
Instruction
After
Instruction
DSRPAG 0000 DSRPAG 0002
Protego_Release_01_05-Related-OEM-Documentation-PIC24FJ64GA004-Programmers_Reference_Manual.pdf