Vault 7: Projects
This publication series is about specific projects related to the Vault 7 main publication.
© 2005-2011 Microchip Technology Inc. DS70157F-page 257
Section 5. Instruction Descriptions
Instruction
Descriptions
5
INC2
Increment f by 2
Implemented in: PIC24F PIC24H PIC24E dsPIC30F dsPIC33F dsPIC33E
X X X X X X
Syntax: {label:} INC2{.B} f {,WREG}
Operands: f ∈ [0 ... 8191]
Operation: (f) + 2 → destination designated by D
Status Affected: DC, N, OV, Z, C
Encoding:
1110 1100 1BDf ffff ffff ffff
Description: Add 2 to the contents of the file register and place the result in the
destination register. The optional WREG operand determines the
destination register. If WREG is specified, the result is stored in WREG. If
WREG is not specified, the result is stored in the file register.
The ‘B’ bit selects byte or word operation (‘0’ for word, ‘1’ for byte).
The ‘D’ bit selects the destination (‘0’ for WREG, ‘1’ for file register).
The ‘f’ bits select the address of the file register.
Note: The extension .B in the instruction denotes a byte operation
rather than a word operation. You may use a .W extension to
denote a word operation, but it is not required.
Words: 1
Cycles:
1
(1)
Note 1:
In dsPIC33E and PIC24E devices, the listed cycle count does not apply to read and
read-modify-write operations on non-CPU Special Function Registers. For more
details, see
Note 3
in
Section 3.2.1 “Multi-Cycle Instructions”
.
Example 1:
INC2.B 0x1000 ; Increment 0x1000 by 2
; (Byte mode)
Before
Instruction
After
Instruction
Data 1000 8FFF Data 1000 8F01
SR 0000 SR 0101 (DC, C = 1)
Example 2:
INC2 0x1000, WREG ; Increment 0x1000 by 2 and store to WREG
; (Word mode)
Before
Instruction
After
Instruction
WREG ABCD WREG 9001
Data 1000 8FFF Data 1000 8FFF
SR 0000 SR 0108 (DC, N = 1)
Protego_Release_01_05-Related-OEM-Documentation-PIC24FJ64GA004-Programmers_Reference_Manual.pdf