Vault 7: Projects

This publication series is about specific projects related to the Vault 7 main publication.

© 2011-2012 Microchip Technology Inc. Preliminary DS39997C-page 215
PIC24FJ16MC101/102 AND PIC24FJ32MC101/102/104
bit 2 ABNEN: AND Gate A1 B Input Inverted Enable bit
1 = Inverted MBI is connected to AND gate
0 = Inverted MBI is not connected to AND gate
bit 1 AAEN: AND Gate A1 A Input Enable bit
1 = MAI is connected to AND gate
0 = MAI is not connected to AND gate
bit 0 AANEN: AND Gate A1 A Input Inverted Enable bit
1 = Inverted MAI is connected to AND gate
0 = Inverted MAI is not connected to AND gate
REGISTER 20-4: CMxMSKCON: COMPARATOR MASK GATING CONTROL REGISTER

e-Highlighter

Click to send permalink to address bar, or right-click to copy permalink.

Un-highlight all Un-highlight selectionu Highlight selectionh