Vault 7: Projects

This publication series is about specific projects related to the Vault 7 main publication.

© 2005-2011 Microchip Technology Inc. DS70157F-page 399
Section 5. Instruction Descriptions
Instruction
Descriptions
5
SL
Shift Left f
Implemented in: PIC24F PIC24H PIC24E dsPIC30F dsPIC33F dsPIC33E
X X X X X X
Syntax: {label:} SL{.B} f {,WREG}
Operands: f [0... 8191]
Operation: For byte operation:
(f<7>) (C)
(f<6:0>) Dest<7:1>
0 Dest<0>
For word operation:
(f<15>) (C)
(f<14:0>) Dest<15:1>
0 Dest<0>
Status Affected: N, Z, C
Encoding: 1101 0100 0BDf ffff ffff ffff
Description: Shift the contents of the file register one bit to the left and place the result
in the destination register. The Most Significant bit of the file register is
shifted into the Carry bit of the STATUS register, and zero is shifted into
the Least Significant bit of the destination register.
The optional WREG operand determines the destination register. If
WREG is specified, the result is stored in WREG. If WREG is not
specified, the result is stored in the file register.
The ‘B’ bit selects byte or word operation (‘0’ for word, ‘1’ for byte).
The ‘D’ bit selects the destination (‘0’ for WREG, ‘1’ for file register).
The ‘f’ bits select the address of the file register.
Note 1: The extension .B in the instruction denotes a byte operation
rather than a word operation. You may use a .W extension to
denote a word operation, but it is not required.
2: The WREG is set to working register W0.
Words: 1
Cycles:
1
(1)
Note 1:
In dsPIC33E and PIC24E devices, the listed cycle count does not apply to read and
read-modify-write operations on non-CPU Special Function Registers. For more
details, see
Note 3
in
Section 3.2.1 “Multi-Cycle Instructions”
.
C
0
Example 1:
SL.B 0x909 ; Shift left (0x909) (Byte mode)
Before
Instruction
After
Instruction
Data 0908 9439 Data 0908 0839
SR 0000 SR 0001 (C = 1)

e-Highlighter

Click to send permalink to address bar, or right-click to copy permalink.

Un-highlight all Un-highlight selectionu Highlight selectionh