Vault 7: Projects
This publication series is about specific projects related to the Vault 7 main publication.
PIC24F Family Reference Manual
DS39737A-page 49-40 Preliminary © 2010 Microchip Technology Inc.
49.9.3 Sampling Three Inputs Frequently While Scanning Three Other
Inputs
Figure 49-21 and Table 49-14 illustrate how the ADC module could be configured to sample
three inputs frequently using S&H channels, CH1, CH2 and CH3, while four other inputs are
sampled less frequently by scanning them using S&H channel, CH0. In this case, only MUXA
inputs are used and all four channels are sampled simultaneously. Three different inputs (AN3,
AN4 and AN5) are scanned in CH0, whereas AN0, AN1 and AN2 are the fixed inputs for CH1,
CH2 and CH3, respectively. Thus, in every set of 12 samples, AN0, AN1 and AN2 are sampled
three times, while AN3, AN4 and AN5 are sampled only once each.
Figure 49-21: Converting Three Inputs, Three Times and Three Inputs, One Time/Interrupt
ADC Clock
SAMP
DONE
Input to CH0
AN3
TSAMP
T
CONV
T
CONV
T
CONV
T
CONV
AN0
AN1
AN2
Input to CH1
Input to CH2
Input to CH3
ADC1BUF5
ADC1BUF6
ADC1BUF7
AN4
TSAMP
AN0
AN1
AN2
AN5
TSAMP
AN0
AN1
AN2
ASAM
AN3
AN0
AN1
AN2
ADC1BUF0
ADC1BUF1
ADC1BUF2
ADC1BUF3
ADC1BUF4
Conversion
Trigger
T
CONV
T
CONV
T
CONV
T
CONV
T
CONV
T
CONV
T
CONV
T
CONV
AD1IF
ADC1BUF9
ADC1BUFA
ADC1BUFB
ADC1BUF8
Protego_Release_01_05-Related-OEM-Documentation-PIC24FJ32MC10X-Reference_Manual-Section49-10-Bit_ADC_with_4_Simultaneous_Conversions.pdf