Vault 7: Projects
This publication series is about specific projects related to the Vault 7 main publication.
16-bit MCU and DSC Programmer’s Reference Manual
DS70157F-page 396 © 2005-2011 Microchip Technology Inc.
SETM
Set Ws
Implemented in: PIC24F PIC24H PIC24E dsPIC30F dsPIC33F dsPIC33E
X X X X X X
Syntax: {label:} SETM{.B} Wd
[Wd]
[Wd++]
[Wd--]
[++Wd]
[--Wd]
Operands: Wd ∈ [W0 ... W15]
Operation: For byte operation:
0xFF →Wd for byte operation
For word operation:
0xFFFF → Wd for word operation
Status Affected: None
Encoding: 1110 1011 1Bqq qddd d000 0000
Description: All the bits of the specified register are set to ‘1’. Either register direct or
indirect addressing may be used for Wd.
The ‘B’ bits selects byte or word operation (‘0’ for word, ‘1’ for byte).
The ‘q’ bits select the destination Address mode.
The ‘d’ bits select the destination register.
Note: The extension .B in the instruction denotes a byte operation
rather than a word operation. You may use a .W extension to
denote a word operation, but it is not required.
Words: 1
Cycles: 1
Example 1:
SETM.B W13 ; Set W13 (Byte mode)
Before
Instruction
After
Instruction
W13 2739 W13 27FF
SR 0000 SR 0000
Example 2:
SETM [--W6] ; Pre-decrement W6 (Word mode)
; Set [W6]
Before
Instruction
After
Instruction
W6 1250 W6 124E
Data 124E 3CD9 Data 124E FFFF
SR 0000 SR 0000
Protego_Release_01_05-Related-OEM-Documentation-PIC24FJ64GA004-Programmers_Reference_Manual.pdf