Vault 7: Projects
This publication series is about specific projects related to the Vault 7 main publication.
PIC24F Family Reference Manual
DS39737A-page 49-46 Preliminary © 2010 Microchip Technology Inc.
49.9.6 Sampling Eight Inputs Using Sequential Sampling
Figure 49-24 and Table 49-17 demonstrate sequential sampling. When converting more than
one channel and selecting sequential sampling, the ADC module starts sampling a channel at
the earliest opportunity, then performs the required conversions in sequence. In this example,
with ASAM set, sampling of a channel begins after the conversion of that channel completes.
When ASAM is clear, sampling does not resume after conversion completion, but occurs when
the SAMP bit is set.
When utilizing more than one channel, sequential sampling provides more sampling time, since
a channel can be sampled while conversion occurs on another.
Figure 49-24: Sampling Eight Inputs Using Sequential Sampling
ADC Clock
SAMP
DONE
Input to CH0
AN0-AN1
TSAMP
AD1IF
AN0
AN1
AN2
Input to CH1
Input to CH2
Input to CH3
ADC1BUFD
ADC1BUFE
ADC1BUFF
AN2-AN1
TSAMP
AN4
AN5
AN2-AN1
TSAMP
AN3
AN4
AN5
ASAM
AN1
AN2
ADC1BUF0
ADC1BUF1
ADC1BUF2
ADC1BUF3
ADC1BUFC
AN0-AN1
AN0
AN2
Conversion
Trigger
T
CONV
T
CONV
T
CONV
T
CONV
T
CONV
T
CONV
T
CONV
T
CONV
T
CONV
T
CONV
T
CONV
T
CONV
AN3
AN1
AN0-AN1
AN0
Protego_Release_01_05-Related-OEM-Documentation-PIC24FJ32MC10X-Reference_Manual-Section49-10-Bit_ADC_with_4_Simultaneous_Conversions.pdf